|
|
 |
|
|
|
|
[251] K. Salem and G. Garcia-Molina. Disk striping. In International Conference on Data Engineering, pages 336342, 1986. |
|
|
|
|
|
|
|
|
[252] Vivek Sarkar. Partitioning and Scheduling Parallel Programs for Execution on Multiprocessors. PhD thesis, Stanford University, April 1987. CSL-TR-87-328. |
|
|
|
|
|
|
|
|
[253] D. Sasha and M. Snir. Efficient and correct execution of parallel programs that share memory. ACM Transactions on Programming Languages and Systems, pages 282312, April 1988. |
|
|
|
|
|
|
|
|
[254] C. Scheurich and M. Dubois. Correct memory operation of cache-based multiprocessors. In Proceedings of the 14th International Symposium on Computer Architecture, pages 234243, 1987. |
|
|
|
|
|
|
|
|
[255] R. A. Scranton, D. A. Thompson, and D. W. Hunter. The access time myth. Research Report RC-10197, IBM, September 1983. |
|
|
|
|
|
|
|
|
[256] L. J. Shustek. Analysis and Performance of Computer Instruction Sets. PhD thesis, Stanford University, May 1978. STAN-CS-78-658. |
|
|
|
|
|
|
|
|
[257] D. P. Siewiorek, C. Gordon Bell, and A. Newell. Computer Structures: Principles and Examples. Computer Science Series. McGraw-Hill, New York, 1982. |
|
|
|
|
|
|
|
|
[258] M. L. Simmons and H. J. Wasserman. Performance evaluation of the IBM RISC System/6000: Comparison of an optimized scalar processor with two vector processors. In Proceedings of Supercomputing '90, pages 132141.IEEE, 1990. |
|
|
|
|
|
|
|
|
[259] A. J. Smith. Cache memories. ACM Computing Surveys, 14(3):473530, September 1982. |
|
|
|
|
|
|
|
|
[260] A. J. Smith. Cache evaluation and the impact of workload choice. In Proceedings of the 12th International Symposium on Computer Architecture, pages 6473, June 1985. |
|
|
|
|
|
|
|
|
[261] A. J. Smith. Disk cache: Miss ratio analysis and design considerations. ACM Transactions on Computer Systems, 3(3):161203, August 1985. |
|
|
|
|
|
|
|
|
[262] A. J. Smith. Line (block) size choices for CPU cache memories. IEEE Transactions on Computers, C-36(9):10631075, September 1987. |
|
|
|
|
|
|
|
|
[263] B. Smith. Architecture and applications of the HEP multiprocessor computer system. SPIE, 298:241248, 1988. |
|
|
|
|
|
|
|
|
[264] J. E. Smith. A study of branch prediction strategies. In Proceedings of the 8th Annual Symposium on Computer Architecture, pages 135148, May 1981. |
|
|
|
|
|
|
|
|
[265] J. E. Smith and A. R. Pleszkin. Implementation of precise interrupts in pipelined processors. In Proceedings of the 12th International Symposium on Computer Architecture, pages 3644, June 1985. Published in SIGARCH 13(3). |
|
|
|
|
|
|
|
|
[266] M. D. Smith, M. Johnson, and M. A. Horowitz. Limits on multiple instruction issue. In Proceedings of ASPLOSI III, pages 290320, April 1989. |
|
|
|
|
|
|
|
|
[267] G. S. Sohi and S. Vajapeyam. Instruction issue logic in high-performance interruptible pipelined processors. In Proceedings of the 14th Annual Symposium on Computer Architecture, pages 2734, June 1987. |
|
|
|
|
|
|
|
|
[268] M. Squillante and E. Lazouska. Using processor-cache affinity information in shared-memory multiprocessor scheduling. IEEE Transactions on Parallel and Distributed Systems, 4(2):131143, February 1993. |
|
|
|
|
|
|
|
|
[269] W. Stallings. Computer Organization and Architecture: Principles of Structure and Function. Macmillan, New York, 2nd edition, 1990. |
|
|
|
|
|
|
|
|
[270] W. Stallings. Reduced Instruction Set Computers. Tutorial. IEEE Computer Society Press, Los Alamitos, CA, 2nd edition, 1990. |
|
|
|
|
|