|
|
 |
|
|
|
|
[271] H. S. Stone, editor. Introduction to Computer Architecture. Computer Science Series. SRA, Chicago, 2nd edition, 1980. |
|
|
|
|
|
|
|
|
[272] H. S. Stone. High-Performance Computer Architecture. Electrical and Computer Engineering Series. Addison-Wesley, Reading, MA, 2nd edition, 1990. |
|
|
|
|
|
|
|
|
[273] W. D. Strecker. Analysis of the Instruction Execution Rate in Certain Computer Systems. PhD thesis, Carnegie-Mellon University, Pittsburgh, PA, 1970. |
|
|
|
|
|
|
|
|
[274] N. Suzuki. Shared memory multiprocessing. MIT Press, Cambridge, MA, 1992. |
|
|
|
|
|
|
|
|
[275] Y. Tamir and C. H. Sequin. Strategies for managing the register file in RISC. IEEE Transactions on Computers, C-32(11):977989, 1983. |
|
|
|
|
|
|
|
|
[276] A. S. Tanenbaum. Structured Computer Organization. Series in Automatic Computation. Prentice-Hall, Englewood Cliffs, NJ, 1976. |
|
|
|
|
|
|
|
|
[277] A. S. Tanenbaum. Implications of structured programming for machine architecture. Communications of the ACM, 21(3):237243, March 1978. |
|
|
|
|
|
|
|
|
[278] I. Tartalja and V. Milutinovic. A survey of software solutions for maintenance of cache consistency in shared memory multiprocessors. In Proceedings of the Hawaii International Conference on System Sciences, Maui, Hawaii, January 1995. |
|
|
|
|
|
|
|
|
[279] T. Teorey and T. Pinkerton. A comparative analysis of disk scheduling policies. Communications of the ACM, pages 177184, March 1972. |
|
|
|
|
|
|
|
|
[280] Manu Thapar. Cache Coherence for Scalable Shared Memory Multiprocessors. PhD thesis, Stanford University, May 1992. CSL-TR-92-522. |
|
|
|
|
|
|
|
|
[281] J. E. Thornton. Design of a Computer: The Control Data 6600. Scott, Foresman and Co., Glenview, IL, 1970. |
|
|
|
|
|
|
|
|
[282] G. S. Tjaden. Representation and Detection of Concurrency Using Ordering Matrices. PhD thesis, Johns Hopkins University, 1972. |
|
|
|
|
|
|
|
|
[283] G. S. Tjaden and M. J. Flynn. Detection and parallel execution of independent instructions. IEEE Transactions on Computers, C-19:889895, October 1970. |
|
|
|
|
|
|
|
|
[284] M. Tomasevic and V. Milutinovic. A simulation study of snoopy cache coherence protocols. In Proceedings of the HICSS, pages 427436, Koloa, Hawaii, January 1992. |
|
|
|
|
|
|
|
|
[285] M. Tomasevic and V. Milutinovic. The Cache Coherence Problem in Shared-Memory Multiprocessors: Hardware Solutions. IEEE Computer Society Press, 1993. |
|
|
|
|
|
|
|
|
[286] M. Tomasevic and V. Milutinovic. Hardware approaches to cache consistency in shared memory multiprocessors: Part 1. IEEE Micro, October 1994. |
|
|
|
|
|
|
|
|
[287] M. Tomasevic and V. Milutinovic. Hardware approaches to cache consistency in shared memory multiprocessors: Part 2. IEEE Micro, December 1994. |
|
|
|
|
|
|
|
|
[288] R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development, 11(1):2533, January 1967. |
|
|
|
|
|
|
|
|
[289] J. Torrellas, J. Hennessy, and T. Weil. Analysis of critical architectural and program parameters in a hierarchical shared-memory multiprocessor. Performance Evaluation Review, 18(1):1631172, May 1990. |
|
|
|
|
|
|
|
|
[290] J. Torrellas, A. Tucker, and A. Gupta. Benefits of cache-affinity scheduling in shared-memory multiprocessors. Performance Evaluation Review, 21(1):272274, June 1993. |
|
|
|
|
|
|
|
|
[291] S. G. Tucker. Microprogram control for System/360. IBM Systems Journal, 6(4):222241, 1967. |
|
|
|
|
|