|
|
 |
|
|
|
|
[214] D. Nagle, R. Uhlig, T. Mudge, and S. Sechrest. Optimal allocation of on-chip memory for multiple-api operating systems. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 358369, April 1994. |
|
|
|
|
|
|
|
|
[215] S. Ng. Some design issues of disk arrays. In Proceedings of COMPCON, pages 137142, Spring 1989. |
|
|
|
|
|
|
|
|
[216] S. Ng, D. Lang, and R. Selinger. Tradeoffs between devices and paths in achieving disk interleaving. In Proceedings of the 15th International Symposium on Computer Architecture, pages 196201, 1988. |
|
|
|
|
|
|
|
|
[217] Tin-Fook Ngai. Run-time Resource Management in Concurrent Systems. PhD thesis, Department of Electrical Engineering, Stanford University, January 1992. CSL-TR-92-504. |
|
|
|
|
|
|
|
|
[218] A. Nicolau and J. Fisher. Measuring the parallelism available for very long instruction word architectures. IEEE Transactions on Computers, C-33:968976, November 1984. |
|
|
|
|
|
|
|
|
[219] M. Ogata and M. Flynn. A queuing analysis for disk array systems. Technical Report CSL-TR-90-443, Computer Systems Lab, Stanford University, August 1990. |
|
|
|
|
|
|
|
|
[220] O. Olukotun, T. Mudge, and R. Brown. Performance optimization of pipelined caches. IEEE Transactions on Computers, 1994. To appear. |
|
|
|
|
|
|
|
|
[221] E. Organick. Computer Systems Organization: The B5700/B6700 Series. Academic Press, New York, 1973. |
|
|
|
|
|
|
|
|
[222] E. Organick and J. Hinds. Interpreting Machines: Architecture and Programming of the B1700/B1800 Series. North-Holland, New York, 1978. |
|
|
|
|
|
|
|
|
[223] J. Ousterhout, H. Da Costa, D. Harrison, J. Kunze, M. Kupfer, and J. Thompson. A trace-driven analysis of the UNIX 4.2 BSD file system. In Proceedings of the 10th Symposium on Operating System Principles, pages 1524, 1985. |
|
|
|
|
|
|
|
|
[224] A. Padegs. The structural of System/360, Part IV: Channel design considerations. IBM Systems Journal, 3(2):165180, 1964. |
|
|
|
|
|
|
|
|
[225] M. Papamarcos and J. Patel. A low overhead coherence solution for multiprocessors with private cache memories. In Proceedings of the 11th International Symposium on Computer Architecture, pages 348354. IEEE, 1984. |
|
|
|
|
|
|
|
|
[226] J. H. Patel. Performance of processor-memory interconnections for multiprocessors. IEEE Transactions on Computers, C-30(10):771780, October 1981. |
|
|
|
|
|
|
|
|
[227] Y. N. Patt, W.-M. Hwu, and M. Shebanow. HPS, A new microarchitecture: Rationale and introduction. In Proceedings of the 18th Annual Workshop on Microprogramming, pages 103108, December 1985. |
|
|
|
|
|
|
|
|
[228] D. Patterson and D. Ditzel. The case for the reduced instruction set computer. Computer Architecture News, 8(6):2533, October 1980. |
|
|
|
|
|
|
|
|
[229] D. Patterson, G. Gibson, and R. Katz. A case for redundant arrays of inexpensive disks (RAID). ACM SIGMOD, pages 109116, May 1988. |
|
|
|
|
|
|
|
|
[230] D. A. Patterson and C. H. Sequin. RISC-1: A reduced instruction set VLSI computer. In Proceedings of the 8th Annual Symposium on Computer Architecture, pages 443458, May 1981. |
|
|
|
|
|
|
|
|
[231] B. L. Peuto and L. J. Shustek. Current issues in the architecture of microprocessors. IEEE Computer, pages 2025, February 1977. |
|
|
|
|
|