|
|
 |
|
|
|
|
[193] K. McNeeley and V. Miutinovic. Emulating a CISC with a RISC. IEEE Micro, 7(1):6072, Febuary 1987. |
|
|
|
|
|
|
|
|
[194] C. Mead and L. Conway. Introduction to VLSI Systems. Series in Computer Science. Addison-Wesley, Reading, MA, 1980. |
|
|
|
|
|
|
|
|
[195] C. D. Mee and E. D. Danielle. Magnetic Recording, volume 1: Technology, Volume 2: Applications. McGraw-Hill, NY, 1987. |
|
|
|
|
|
|
|
|
[196] Military computer architectures: A look at the alternatives. IEEE Computer, 10(10), October 1977. (Special issue). |
|
|
|
|
|
|
|
|
[197] R. E. Miller. Switching Theory: Sequential Circuits and Machines, volume 2. Wiley, New York, 1965. |
|
|
|
|
|
|
|
|
[198] V. Miutinovic, D. Fura, and W. Helbig. An introduction to GaAs microprocessor architecture for VLSI. IEEE Computer, 19(3):3042, March 1986. |
|
|
|
|
|
|
|
|
[199] V. Miutinovic, N. Lopez-Benitez, and K. Hwang. A gaas-based microprocessor architecture ofr real-time applications. IEEE Transactions on Computers, C-36(6):714727, June 1987. |
|
|
|
|
|
|
|
|
[200] C. Mitchell. Processor Architecture and Cache Performance. PhD thesis, Stanford University, June 1986. CSL-TR-86-296. |
|
|
|
|
|
|
|
|
[201] C. L. Mitchell and M. J. Flynn. A workbench for computer architects. IEEE Design & Test, 5(1):1929, February 1988. |
|
|
|
|
|
|
|
|
[202] C. L. Mitchell and M. J. Flynn. The effects of processor architecture on memory traffic. ACM Transactions on Computer Systems, 8(3):230250, August 1990. |
|
|
|
|
|
|
|
|
[203] A. Mitsuishi, T. Mizoguchi, and T. Miyachi. Performance evaluation for buffer-contained disk units. Systems and Computers in Japan, 16(5):3240, 1985. |
|
|
|
|
|
|
|
|
[204] T. Mudge, H. Al-Sadoun, and B. Makrucki. Memory-interference model for multiprocessors based on semi-Markov processes. IEE Proceedings, 134, Part E(4):203214, July 1987. |
|
|
|
|
|
|
|
|
[205] T. Mudge, J. Hayes, G. Buzzard, and D. Winsor. Analysis of multiple bus interconnection networks. In Proceedings of the International Conference on Parallel Processing, pages 228232. IEEE, 1984. |
|
|
|
|
|
|
|
|
[206] J. Mulder. Tradeoffs in Data-Buffer and Processor-Architecture Design. PhD thesis, Stanford University, December 1987. CSL-TR-87-345. |
|
|
|
|
|
|
|
|
[207] J. M. Mulder, N. T. Quach, and M. J. Flynn. An area model for on-chip memories and its application. Journal of Solid State Circuits, 26(2), February 1991. Also published as CSL-TR-90-413. |
|
|
|
|
|
|
|
|
[208] T. E. Muller and W. S. Bartky. A theory of asynchronous circuits. Technical Report 75, University of Illinois Digital Computer Laboratory, November 1956. |
|
|
|
|
|
|
|
|
[209] T. E. Muller and W. S. Bartky. A theory of asynchronous circuits. Technical Report 78, University of Illinois Digital Computer Laboratory, March 1957. |
|
|
|
|
|
|
|
|
[210] B. Murphy. Cost-size optima of monolithic integrated circuits. Proceedings of the IEEE, 52(12):15371545, December 1964. |
|
|
|
|
|
|
|
|
[211] W. Murray. Computer and Digital System Architecture. Prentice-Hall, Englewood Cliffs, NJ, 1990. |
|
|
|
|
|
|
|
|
[212] G. J. Myers. The case against stack-oriented instruction sets. Computer Architecture News, August 1977. |
|
|
|
|
|
|
|
|
[213] G. J. Myers. Advances in Computer Architecture. Wiley, New York, 1978. |
|
|
|
|
|