|
|
 |
|
|
|
|
[173] D. Kuck, P. Budnik, S. Chen, D. Lawrie, R. Towle, R. Strebendt, E. Davis, J. Han, P. Kraska, and Y. Muraoka. Measurements of parallelism in ordinary Fortran programs. IEEE Computer, 7(1):3746, January 1974. |
|
|
|
|
|
|
|
|
[174] D. Kuck, Y. Muraoka, and S. Chen. On the number of operations simultaneously executable in Fortran-like programs and their resulting speedup. IEEE Transactions on Computers, C-21:12931310, December 1972. |
|
|
|
|
|
|
|
|
[175] S. R. Kunkel and J. E. Smith. Optimal pipelining in supercomputers. In Proceedings of the 13th Annual Symposium on Computer Architecture, pages 404411, 1986. |
|
|
|
|
|
|
|
|
[176] M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of SIGPLAN '88 Conference on Programming Language Design and Implementation, pages 318328, June 1988. |
|
|
|
|
|
|
|
|
[177] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers, C-28(9):690691, September 1979. |
|
|
|
|
|
|
|
|
[178] D. Lawrie. Access and alignment of data in an array processor. IEEE Transactions on Computers, C-24(12):11451154, December 1975. |
|
|
|
|
|
|
|
|
[179] E. Lazowska, J. Zahorjan, D. Cheriton, and W. Zwaenepoel. File access performance of diskless workstations. ACM TOCS, 4(3):238268, August 1986. |
|
|
|
|
|
|
|
|
[180] E. Lee and R. Katz. Performance consequences of parity placement in disk arrays. In 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 190199, 1991. |
|
|
|
|
|
|
|
|
[181] J. K. F. Lee and A. J. Smith. Analysis of branch prediction strategies and branch target buffer design. IEEE Computer, 17(1):622, January 1984. |
|
|
|
|
|
|
|
|
[182] R. B. Lee. Performance Characterization of Parallel Processor Organizations. PhD thesis, Stanford University, May 1980. |
|
|
|
|
|
|
|
|
[183] R. B. Lee. The Hewlett-Packard Precision architecture. IEEE Computer, 22(1):7891, January 1989. |
|
|
|
|
|
|
|
|
[184] D. Lenoski, J. Laudon, K. Gharachorloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam. The Stanford DASH multiprocessor. IEEE Computer, 25(3):6379, March 1992. |
|
|
|
|
|
|
|
|
[185] H. M. Levy and D. W. Clark. On the use of benchmarks for measuring system performance. Computer Architecture News, 10(6):58, 1982. |
|
|
|
|
|
|
|
|
[186] C. Z. Loboz. An Analysis of Program Execution: Issues for Computer Architecture. PhD thesis, The Australian National University, July 1990. |
|
|
|
|
|
|
|
|
[187] A. Lunde. Empirical evaluation of some features of instruction set processor architecture. Communications of the ACM, 20(3):143153, March 1977. |
|
|
|
|
|
|
|
|
[188] W. L. Lynch. The Interaction of Virtual Memory and Cache Memory. PhD thesis, Stanford University, October 1993. CSL-TR-93-587. |
|
|
|
|
|
|
|
|
[189] M. MacDougall. Instruction-level program and process modeling. IEEE Computer, 17(7):1426, July 1984. |
|
|
|
|
|
|
|
|
[190] D. Marple and A. El Gamal. Area-delay optimization of programmable logic arrays. In Proceedings of the 4th MIT Conference on Advanced Research in VLSI, pages 171194, April 1986. |
|
|
|
|
|
|
|
|
[191] E. McCreight. The Dragon computer system: An early overview. Technical report, Xerox Corp., September 1984. |
|
|
|
|
|
|
|
|
[192] S. McFarling and J. Hennessy. Reducing the cost of branches. In Proceedings of the 13th Annual Symposium on Computer Architecture, pages 396403, June 1986. |
|
|
|
|
|