|
|
 |
|
|
|
|
[53] D. W. Clark. Cache performance in the VAX-11/780. ACM Transactions on Computer Systems, 1(1):2437, February 1983. |
|
|
|
|
|
|
|
|
[54] D. W.Clark and J. S. Emer. Performance of the VAX-11/780 translation buffer: Simulation and measurement. ACM Transactions on Computer Systems, 3(1):3162, February 1985. |
|
|
|
|
|
|
|
|
[55] W. Connors, V. Mercer, and T. Sorlini. S/360 instruction usage distribution. IBM Technical Report TR 00.2025, May 1970. |
|
|
|
|
|
|
|
|
[56] C. J. Conti, D. H. Gibson, and S. H. Pitowsky. Structural aspects of the System/360 Model 85, Part I: General organization. IBM Systems Journal, 7(1):214, 1968. |
|
|
|
|
|
|
|
|
[57] R. W. Cook and M. J. Flynn. System design of a dynamic microprocessor. IEEE Transactions on Computers, C-19(3):213222, March 1970. |
|
|
|
|
|
|
|
|
[58] Intel Corporation. The Intel 8086 Family User's Manual. Intel Corp., Santa Clara, CA, 1980. |
|
|
|
|
|
|
|
|
[59] KSR Corporation. KSR-1 overview. Internal report, KSR, 170 Tracer Lane, Waltham, MA 02154, 1991. |
|
|
|
|
|
|
|
|
[60] L. Cotton. Maximum rate pipelined systems. In Proceedings of the Spring Joint Computer Conference, pages 581586. AFIPS, 1969. |
|
|
|
|
|
|
|
|
[61] Harvey G. Cragon. An evaluation of code space requirements and performance of various architectures. Computer Architecture News, 7(5):521, February 1979. |
|
|
|
|
|
|
|
|
[62] J. H. Crawford and P. P. Gelsinger. Programming the 80386. Sybex, Alameda, CA, 1987. |
|
|
|
|
|
|
|
|
[63] Cray Research. Cray X-MP and Cray-1 Computer Systems: Disk Systems Hardware Reference Manual, Volume H0077. 1440 Northland Drive, Mendota Heights, MN 55120, 1985. |
|
|
|
|
|
|
|
|
[64] W. J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers, 39(6), June 1990. |
|
|
|
|
|
|
|
|
[65] Subrata Dasgupta. Computer Architecture: A Modern Synthesis (Two volumes). Wiley, New York, 1989. |
|
|
|
|
|
|
|
|
[66] J. W. Davidson and R. A. Vaughan. The effect of instruction set complexity on program size and memory performance. Proceedings of the 2nd International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS II), pages 6064, October 1987. |
|
|
|
|
|
|
|
|
[67] B.D. de Dinechin. A ultra fast Euclidean division algorithm for prime memory systems. In Proceedings of Supercomputing '91, pages 5665. IEEE, November 1991. |
|
|
|
|
|
|
|
|
[68] P. J. Denning. The working set model for program behavior. CACM, 11(5):323333, May 1968. |
|
|
|
|
|
|
|
|
[69] P. J. Denning. Virtual memory. Computing Surveys, 2(3):153189, September 1970. |
|
|
|
|
|
|
|
|
[70] P. J. Denning. Segmentation and the design of multiprogrammed computer systems. Journal of the ACM, 12(4):589602, October 1979. |
|
|
|
|
|
|
|
|
[71] J. Dennis. Segmentation and the design of multiprogrammed computer systems. Journal of the ACM, 12(4), October 1965. |
|
|
|
|
|
|
|
|
[72] J. A. DeRosa and H. M. Levy. An evaluation of branch architectures. In Proceedings of the 14th Annual Symposium on Computer Architecture, pages 1016, June 1987. |
|
|
|
|
|