|
|
 |
|
|
|
|
[32] C. G. Bell, J. C. Mudge, and J. E. McNamara. Computer Engineering: A DEC View of Hardware System Design. Digital Press, Bedford, MA, 1978. |
|
|
|
|
|
|
|
|
[33] James E. Bennett. Personal communication, 1993. |
|
|
|
|
|
|
|
|
[34] D. Bhandarkar and D. W. Clark. Performance from architecture: Comparing a RISC and a CISC with similar hardware organization. In Proceedings of ASPLOS-IV, pages 310319. ACM, April 1991. |
|
|
|
|
|
|
|
|
[35] D. P. Bhandarkar. Analysis of memory interference in multiprocessors. IEEE Transactions on Computers, C-24(9):897908, September 1975. |
|
|
|
|
|
|
|
|
[36] L. Bhuyan and D. Agrawal. Design and performance of generalized interconnectgin networks. IEEE Transactions on Computers, C-32(12):10811090, December 1983. |
|
|
|
|
|
|
|
|
[37] L. Bhuyan, Q. Yang, and D. Agrawal. Performance of multiprocessor interconnection networks. IEEE Computer, 22(2):2537, February 1989. |
|
|
|
|
|
|
|
|
[38] J. S. Birnbaum and W. S. Worley, Jr. Beyond RISC: High-precision architecture. Hewlett-Packard Journal, (36), August 1985. |
|
|
|
|
|
|
|
|
[39] D. Bitton. Arm scheduling in shadowed disks. In Proceedings of Compcon 89, pages 132136, 1989. |
|
|
|
|
|
|
|
|
[40] G. A. Blaauw. The structure of System/360, Part V: Multi-system organization. IBM Systems Journal, 3(2):181195, 1964. |
|
|
|
|
|
|
|
|
[41] G. A. Blaauw and F. P. Brooks, Jr. The structure of System/360, Part I: Outline of the logical structure. IBM Systems Journal, 3(2):119135, 1964. |
|
|
|
|
|
|
|
|
[42] W. Brantley, K. McAuliffe, and J. Weiss. RP3 processor-memory element. In International Conference on Parallel Processing, pages 782789, 1985. |
|
|
|
|
|
|
|
|
[43] Brian K. Bray and M. J. Flynn. Write caches as an alternative to write buffers. Technical Report CSL-TR-91-470, Stanford University, April 1991. |
|
|
|
|
|
|
|
|
[44] G. Bronson and H. Silver. 32-Bit Microprocessors: A Primer Plus. Advanced Technology Series. AT&T, Indianapolis, 1988. |
|
|
|
|
|
|
|
|
[45] D. T. Brown, R. L. Gibson, and C. A. Thorn. Channel and direct access device architecture. IBM Systems Journal, 11(3):186199, 1972. |
|
|
|
|
|
|
|
|
[46] W. Buchholz. Planning a Computer System. McGraw-Hill, New York, 1962. |
|
|
|
|
|
|
|
|
[47] R. P. Case and A. Padegs. Architecture of the IBM System/370. Communications of the ACM, 21(1):7396, January 1978. |
|
|
|
|
|
|
|
|
[48] L. M. Censier and P. Feautrier. A new solution to coherence problems in multicache systems. IEEE Transactions on Computers, C27(12):11121118, December 1978. |
|
|
|
|
|
|
|
|
[49] D. Y. Chang, D. J. Kuck, and D. H. Lawrie. On the effective bandwidth of parallel memory. IEEE Transactions on Computers, C-26(5):480489, May 1977. |
|
|
|
|
|
|
|
|
[50] J. H. Chang, H. Chao, and K. So. Cache design of a sub-micron CMOS System/370. Proceedings of the 14th Annual International Symposium on Computer Architecture, pages 208213, 1987. |
|
|
|
|
|
|
|
|
[51] J. Cho, A. J. Smith, and H. Sachs. The memory architecture and the cache and memory management unit for the Fairchild Clipper processor. Technical Report UCB/CSD 86/289, Computer Science Division, U.C. Berkeley, 1986. |
|
|
|
|
|
|
|
|
[52] D. W. Clark. Measurement and analysis of instruction use in the VAX 11/780. In Proceedings of the 9th Annual Symposium on Computer Architecture, pages 917, Washington, DC, April 1982. IEEE Computer Society Press. |
|
|
|
|
|