|
|
 |
|
|
|
|
[14] G. Amdahl. Validity of single processor approach to achieving large scale computing capabilities. In Proceedings of the Spring Joint Computer Conference, pages 483485. AFIPS, April 1967. |
|
|
|
|
|
|
|
|
[15] G. M. Amdahl. The structure of System/360, Part III: Processing design unit design considerations. IBM Systems Journal, 3(2):144164, 1964. |
|
|
|
|
|
|
|
|
[16] G. M. Amdahl, G. A. Blaauw, and F. P. Brooks, Jr. Architecture of the IBM System/360. IBM Journal of Research and Development, 8(2):87101, April 1964. |
|
|
|
|
|
|
|
|
[17] D. W. Anderson, F. J. Sparacio, and R. M. Tomasulo. The IBM System/360 model 91: Machine philosophy and instruction-handling. IBM Journal of Research and Development, 11(1):824, 1967. |
|
|
|
|
|
|
|
|
[18] S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers. The IBM System/360 model 91 floating-point execution unit. IBM Journal of Research and Development, 11(1):3453, January 1967. |
|
|
|
|
|
|
|
|
[19] T. E. Anderson. The performance of spin lock alternatives for shared-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 1(1):616, January 1990. |
|
|
|
|
|
|
|
|
[20] T. E. Anderson, H. M. Levy, B. N. Bershad, and E. D. Lazowska. The interaction of architecture and operating system design. In D. Patterson, editor, ASPLOSIV Proceedings, pages 108120, Santa Clara, CA, April 1991. ACM. |
|
|
|
|
|
|
|
|
[21] J. Archibald and J.-L. Baer. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems, 6(4):273298, November 1986. |
|
|
|
|
|
|
|
|
[22] J.-L. Baer and W.-H. Wang. Architectural choices for multi-level cache hierarchies. Proceedings of the 1987 International Conference on Parallel Processing, pages 258261, 1987. |
|
|
|
|
|
|
|
|
[23] J.-L. Baer and W.-H. Wang. On the inclusion properties for multi-level cache hierarchies. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 7380, May 1988. |
|
|
|
|
|
|
|
|
[24] D. H. Bailey. A high-performance fast Fourier transform algorithm for the Cray-2. Journal of Supercomputing, 1(1):4360, 1987. |
|
|
|
|
|
|
|
|
[25] L. Balady and C. Kuehner. Dynamic space sharing in computer systems. Communications of the ACM, 12(5), May 1969. |
|
|
|
|
|
|
|
|
[26] G. Baldwin. Towards an assembly language standard. IEEE Micro, August 1984. IEEE P694 Working Group. |
|
|
|
|
|
|
|
|
[27] U. Banerjee. Dependence Analysis for Supercomputing. Kluwer Academic Publishers, Norwell, MA, 1988. |
|
|
|
|
|
|
|
|
[28] R. Barton. A new approach to the functional design of a digital computer. In Proceedings of the Western Joint Computer Conference, pages 393396. AFIPS, 1961. |
|
|
|
|
|
|
|
|
[29] F. Baskett and A. J. Smith. Interference in multiprocessor computer systems with interleaved memory. Communications of the ACM, 19(6):327334, June 1976. |
|
|
|
|
|
|
|
|
[30] C. G. Bell, R. Cady, H. McFarland, B. Delagi, J. O'Loughlin, R. Noonan, and W. Wulf. A new architecture for mini-computers: The DEC PDP-11. In Proceedings of AFIPS SJCC, volume 36, pages 657675, 1970. |
|
|
|
|
|
|
|
|
[31] C. G. Bell, J. C. Mudge, and J. E. McNamara. Computer Engineering, chapter 17: VAX-11/780, William D. Strecker. Digital Press, 1978. |
|
|
|
|
|