|
|
 |
|
|
|
|
[1] S. Abraham and K. Padmanabhan. Performance of direct binary n-cube net works for multiprocessors. IEEE Transactions on Computers, 38(7):10001111, July 1989. |
|
|
|
|
|
|
|
|
[2] R. D. Acosta, J. Kjelstrup, and H. C. Torng. An instruction issuing approach to enhancing performance in multiple functional unit processors. IEEE Transactions on Computers, C-35:815-828, September 1986. |
|
|
|
|
|
|
|
|
[3] S. V. Adve and M. D. Hill. Weak orderinga new definition. In Proceedings of the 17th International Symposium on Computer Architecture, pages 214, 1990. |
|
|
|
|
|
|
|
|
[4] A. Agarwal. Analysis of Cache Performance of Operating Systems and Multiprogramming. PhD thesis, Computer Systems Laboratory, Stanford University, May 1987. Published as CSL-TR-87-332. |
|
|
|
|
|
|
|
|
[5] A. Agarwal. Performance tradeoffs in multithreaded processors. VLSI Memo 89566, MIT Laboratory for Computer Science, September 1989. |
|
|
|
|
|
|
|
|
[6] A. Agarwal. Limits on interconnection network performance. Transactions on Parallel and Distributed Systems, 2(4):398412, October 1991. |
|
|
|
|
|
|
|
|
[7] A. Agarwal, P. Chow, M. Horowitz, J. Acken, A. Salz, and J. Hennessy. On-chip instruction caches for high performance processors. Advanced Research in VLSI, Proceedings of the 1987 Stanford Conference, pages 124, 1987. |
|
|
|
|
|
|
|
|
[8] A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Transactions on Computer Systems, 6(4):393431, November 1988. |
|
|
|
|
|
|
|
|
[9] A. Agarwal, B. Lim, and D. Kranz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th International Symposium on Computer Architecture, pages 104114, 1990. |
|
|
|
|
|
|
|
|
[10] A. Agarwal, R. Simoni, M. Horowitz, and J. Hennessy. An evaluation of directory schemes for cache coherence. In Proceedings of the 15th International Symposium on Computer Architecture, 1988. |
|
|
|
|
|
|
|
|
[11] C. Alexander, W. Keshlear, and F. Cooper. Cache memory performance in a Unix environment. Computer Architecture News, 14(3):4170, June 1986. |
|
|
|
|
|
|
|
|
[12] K. Alnaes, E. Kristiansen, D. Gustavson, and D. James. Scalable coherent interface. In Proceedings of the IEEE International Conference on Computer Systems and Software Engineering, Tel Aviv, 1990. |
|
|
|
|
|
|
|
|
[13] D. Alpert, D. Carberry, M. Yamamura, Y. Chow, and P. Mak. A 32-bit processor chip integrates major system functions. Electronics, pages 113119, July 14 1983. |
|
|
|
|
|