|
|
|
|
|
|
|
Figure 10.12
Percent CPI improvement of WTNWA buffer
management scheme 2 relative to scheme 1 for 0.75m.
(Write policy-Configuration-Buffer management
scheme.) |
|
|
|
|
|
|
|
|
Figure 10.13
Percent CPI improvement of 64b memory bus relative to 32b memory bus
for a 0.75m baseline processor. |
|
|
|
|
|
