|
|
|
|
|
|
|
Figure 5.10
A design target miss rate per reference to memory
(fully associative, demand fetch, fetch (allocate) on
write, copyback with LRU replacement). See
appendix A for detailed tables. |
|
|
|
|
|
|
|
|
Figure 5.11
Effect of different application environments (fully
associative, 16-byte lines). |
|
|
|
|
|
