< previous page page_xii next page >

Page xii
d87111c01013bcda00bb8640fdff6754.gif
8.18 Other Characterizations of Multiprocessors
590
d87111c01013bcda00bb8640fdff6754.gif
8.19 Conclusions
592
d87111c01013bcda00bb8640fdff6754.gif
8.20 Some Areas for Further Research
594
d87111c01013bcda00bb8640fdff6754.gif
8.21 Annotated Bibliography
594
d87111c01013bcda00bb8640fdff6754.gif
8.22 Problem Set
595
9
I/O and the Storage Hierarchy
599
d87111c01013bcda00bb8640fdff6754.gif
9.1 The Role of I/O
599
d87111c01013bcda00bb8640fdff6754.gif
9.2 Evolution of I/O Systems Organization
601
d87111c01013bcda00bb8640fdff6754.gif
9.2.1 I/O Processors/Channels
603
d87111c01013bcda00bb8640fdff6754.gif
9.2.2 I/O System Support for Multiprocessors
604
d87111c01013bcda00bb8640fdff6754.gif
9.3 Design of Storage Systems
605
d87111c01013bcda00bb8640fdff6754.gif
9.3.1 Disk Technology
605
d87111c01013bcda00bb8640fdff6754.gif
9.3.2 The Disk Device
606
d87111c01013bcda00bb8640fdff6754.gif
9.4 Simple I/O Transactions
609
d87111c01013bcda00bb8640fdff6754.gif
9.4.1 Multiple Servers
614
d87111c01013bcda00bb8640fdff6754.gif
9.4.2 Single-Server Low Population (n)
615
d87111c01013bcda00bb8640fdff6754.gif
9.4.3 Disk Modeling
618
d87111c01013bcda00bb8640fdff6754.gif
9.4.4 Multiprogramming Models and Inverted Servers
621
d87111c01013bcda00bb8640fdff6754.gif
9.4.5 Improving I/O Response and Capacity
630
d87111c01013bcda00bb8640fdff6754.gif
9.5 I/O Traffic and Virtual Memory Effects
632
d87111c01013bcda00bb8640fdff6754.gif
9.5.1 Basic I/O Request Rate
633
d87111c01013bcda00bb8640fdff6754.gif
9.5.2 Virtual Memory I/O Traffic
635
d87111c01013bcda00bb8640fdff6754.gif
9.5.3 Disk Cache Buffers
636
d87111c01013bcda00bb8640fdff6754.gif
9.5.4 Concurrent Disks
638
d87111c01013bcda00bb8640fdff6754.gif
9.5.5 Clusters of Independent Disks
643
d87111c01013bcda00bb8640fdff6754.gif
9.5.6 Striping
644
d87111c01013bcda00bb8640fdff6754.gif
9.5.7 Disk Arrays
646
d87111c01013bcda00bb8640fdff6754.gif
9.5.8 Composite Configurations
648
d87111c01013bcda00bb8640fdff6754.gif
9.6 Some Practical Considerations
652
d87111c01013bcda00bb8640fdff6754.gif
9.7 Redundancy in Disk Arrays
654
d87111c01013bcda00bb8640fdff6754.gif
9.8 Conclusions
657
d87111c01013bcda00bb8640fdff6754.gif
9.9 Some Areas for Further Research
658
d87111c01013bcda00bb8640fdff6754.gif
9.10 Data Notes
658
d87111c01013bcda00bb8640fdff6754.gif
9.11 Annotated Bibliography
659
d87111c01013bcda00bb8640fdff6754.gif
9.12 Problem Set
660
10
Processor Studies
663
d87111c01013bcda00bb8640fdff6754.gif
10.1 The Baseline Mark II
663
d87111c01013bcda00bb8640fdff6754.gif
10.1.1 Design Assumptions
664

 
< previous page page_xii next page >