| |
| |
|
|
|
|
|
1
Architecture and Machines |
|
|
|
| |
 |
|
|
|
|
1.1 Some Definitions and Terms |
|
|
|
| |
 |
|
|
|
|
1.2 Interpretation and Microprogramming |
|
|
|
| |
 |
|
|
|
|
1.3 The Instruction Set |
|
|
|
| |
 |
|
|
|
|
1.4 Basic Data Types |
|
|
|
| |
 |
|
|
|
|
1.5 Instructions |
|
|
|
| |
 |
|
|
|
|
1.5.1 Classes of Operations |
|
|
|
| |
 |
|
|
|
|
1.5.2 Instruction Mnemonics |
|
|
|
| |
 |
|
|
|
|
1.5.3 General Machine Conventions |
|
|
|
| |
 |
|
|
|
|
1.5.4 Branches |
|
|
|
| |
 |
|
|
|
|
1.5.5 Register Sets and Addressing Modes |
|
|
|
| |
 |
|
|
|
|
1.5.6 Instruction Code Examples |
|
|
|
| |
 |
|
|
|
|
1.5.7 Other Instruction Set Issues |
|
|
|
| |
 |
|
|
|
|
1.5.8 Program Size |
|
|
|
| |
 |
|
|
|
|
1.6 Addressing and Memory |
|
|
|
| |
 |
|
|
|
|
1.6.1 Process Addressing |
|
|
|
| |
 |
|
|
|
|
1.6.2 System Addresses and Segmentation |
|
|
|
| |
 |
|
|
|
|
1.6.3 Memory Space |
|
|
|
| |
 |
|
|
|
|
1.7 Virtual to Real Mapping |
|
|
|
| |
 |
|
|
|
|
1.8 Basic Instruction Timing |
|
|
|
| |
 |
|
|
|
|
1.8.1 Examples of Well-mapped Machine Instruction Timing |
|
|
|
| |
 |
|
|
|
|
1.8.2 Overlapped and Pipelined Processors |
|
|
|
| |
 |
|
|
|
|
1.9 Conclusions |
|
|
|
| |
 |
|
|
|
|
1.10 Historical Development of Computers |
|
|
|
| |
 |
|
|
|
|
1.11 Annotated Bibliography |
|
|
|
| |
 |
|
|
|
|
1.12 Problem Set |
|
|
|
| |