< previous page page_v next page >

Page v
Contents
Preface
xv
Acknowledgments
xvii
1
Architecture and Machines
1
d87111c01013bcda00bb8640fdff6754.gif
1.1 Some Definitions and Terms
3
d87111c01013bcda00bb8640fdff6754.gif
1.2 Interpretation and Microprogramming
5
d87111c01013bcda00bb8640fdff6754.gif
1.3 The Instruction Set
9
d87111c01013bcda00bb8640fdff6754.gif
1.4 Basic Data Types
13
d87111c01013bcda00bb8640fdff6754.gif
1.5 Instructions
21
d87111c01013bcda00bb8640fdff6754.gif
1.5.1 Classes of Operations
21
d87111c01013bcda00bb8640fdff6754.gif
1.5.2 Instruction Mnemonics
25
d87111c01013bcda00bb8640fdff6754.gif
1.5.3 General Machine Conventions
26
d87111c01013bcda00bb8640fdff6754.gif
1.5.4 Branches
30
d87111c01013bcda00bb8640fdff6754.gif
1.5.5 Register Sets and Addressing Modes
32
d87111c01013bcda00bb8640fdff6754.gif
1.5.6 Instruction Code Examples
33
d87111c01013bcda00bb8640fdff6754.gif
1.5.7 Other Instruction Set Issues
35
d87111c01013bcda00bb8640fdff6754.gif
1.5.8 Program Size
37
d87111c01013bcda00bb8640fdff6754.gif
1.6 Addressing and Memory
39
d87111c01013bcda00bb8640fdff6754.gif
1.6.1 Process Addressing
39
d87111c01013bcda00bb8640fdff6754.gif
1.6.2 System Addresses and Segmentation
41
d87111c01013bcda00bb8640fdff6754.gif
1.6.3 Memory Space
43
d87111c01013bcda00bb8640fdff6754.gif
1.7 Virtual to Real Mapping
45
d87111c01013bcda00bb8640fdff6754.gif
1.8 Basic Instruction Timing
47
d87111c01013bcda00bb8640fdff6754.gif
1.8.1 Examples of Well-mapped Machine Instruction Timing
49
d87111c01013bcda00bb8640fdff6754.gif
1.8.2 Overlapped and Pipelined Processors
53
d87111c01013bcda00bb8640fdff6754.gif
1.9 Conclusions
53
d87111c01013bcda00bb8640fdff6754.gif
1.10 Historical Development of Computers
54
d87111c01013bcda00bb8640fdff6754.gif
1.11 Annotated Bibliography
56
d87111c01013bcda00bb8640fdff6754.gif
1.12 Problem Set
58

 
< previous page page_v next page >