< previous page page_99 next page >

Page 99
0099-01.gif
Figure 2.27
A baseline die floorplan.
Summary of Area Design Rules:
1. Compute target chip size from target yield and defect density.
2. Compute die cost and determine whether satisfactory.
3. Compute net available area. Allow 20% (or other appropriate factor) for pins, guard ring, power supplies, etc.
4. Determine the rbe size from the minimum feature size. Then determine register set size and ALU.
5. Continue allocating area until the core processor size is determined.
6. Subtract core processor size (5) from net available area (3). This is the die area available for processor optimization.
2.4 Technology State of the Art
Tables 2.3 and 2.4 illustrate some of the current technology parameters for a few representative workstations and mainframes.
There is a general misconception that mainframe processors are "big" while workstation processors are "small." The processor (only) in a typical mainframe uses about 40100 chips and occupies less than 1/2 ft3. Mainframes are usually configured with 48 processors, vector facilities, large memory, and extensive I/O, usually packaged in a large frame.
The workstation processor usually fits a single die, but requires a large number of support chips for memory and I/O. A big difference between workstations and mainframes is in the cooling and power requirements. Workstations are air-cooled with modest power supply requirements. Mainframes

 
< previous page page_99 next page >