|
|
 |
|
|
|
|
relative performance, 297 |
|
|
|
|
|
|
|
|
remote procedure call, 155 |
|
|
|
|
|
|
|
|
renaming effect, 481 |
|
|
|
|
|
|
|
|
reorder buffer, 487 |
|
|
|
|
|
|
|
|
request distribution function, 367 |
|
|
|
|
|
|
|
|
reservation station, 468 |
|
|
|
|
|
|
|
|
RISC, 2, 55 |
|
|
|
|
|
|
|
|
RISC factor, 117 |
|
|
|
|
|
|
|
|
run-on delay, 250 |
|
|
|
|
|
|
|
|
run-on instructions, 164 |
|
|
|
|
|
|
|
|
run-time scheduling |
|
|
|
|
|
|
|
|
techniques, 520 |
|
|
|
|
|
|
|
|
run-time stack, 126, 129 |
|
|
|
|
|
|
|
|
runout, 219 |
|
|
|
|
|
|
|
|
S/360, 1 |
|
|
|
|
|
|
|
|
S/370 ESA, 1 |
|
|
|
|
|
|
|
|
S/390, 183 |
|
|
|
|
|
|
|
|
saturating counters, 228 |
|
|
|
|
|
|
|
|
saturation point, 613 |
|
|
|
|
|
|
|
|
scaled integers, 15 |
|
|
|
|
|
|
|
|
scatter, 432 |
|
|
|
|
|
|
|
|
scheduling, 467, 512, 519 |
|
|
|
|
|
|
|
|
static/custom, 521 |
|
|
|
|
|
|
|
|
using load balancing, 521 |
|
|
|
|
|
|
|
|
with compiler assistance, 521 |
|
|
|
|
|
|
|
|
scoreboard, 467, 468 |
|
|
|
|
|
|
|
|
improved, 475 |
|
|
|
|
|
|
|
|
SECDED, 356 |
|
|
|
|
|
|
|
|
sectored cache, 301 |
|
|
|
|
|
|
|
|
seek time, 608 |
|
|
|
|
|
|
|
|
segment table, 43 |
|
|
|
|
|
|
|
|
segmentation, 41 |
|
|
|
|
|
|
|
|
segmented address, 43 |
|
|
|
|
|
|
|
|
segmented address space, 41 |
|
|
|
|
|
|
|
|
semaphore, 523 |
|
|
|
|
|
|
|
|
sequential page mode, 354 |
|
|
|
|
|
|
|
|
sequentiality, 265 |
|
|
|
|
|
|
|
|
serial fraction, 528 |
|
|
|
|
|
|
|
|
set associative caches, 326 |
|
|
|
|
|
|
|
|
set associative mapping, 272 |
|
|
|
|
|
|
|
|
shadow effect, 481 |
|
|
|
|
|
|
|
|
shallow pipeline, 186 |
|
|
|
|
|
|
|
|
simple binomial approximation, 380 |
|
|
|
|
|
|
|
|
simple precedence matrices, 462 |
|
|
|
|
|
|
|
|
simple processor, 362 |
|
|
|
|
|
|
|
|
single register set, 126 |
|
|
|
|
|
|
|
|
single-rank register, 66 |
|
|
|
|
|
|
|
|
solo miss rate, 305 |
|
|
|
|
|
|
|
|
SPARC, 1, 129 |
|
|
|
|
|
|
|
|
spatial locality, 265 |
|
|
|
|
|
|
|
|
speculative execution, 492 |
|
|
|
|
|
|
|
|
speedup, 426 |
|
|
|
|
|
|
|
|
split caches, 294 |
|
|
|
|
|
|
|
|
I and D, 294 |
|
|
|
|
|
|
|
|
Sprite, 638 |
|
|
|
|
|
|
|
|
SRAM, 350 |
|
|
|
|
|
|
|
|
SRMP, 533 |
|
|
|
|
|
|
|
|
stack, 26 |
|
|
|
|
|
|
|
|
state, 3 |
|
|
|
|
|
|
|
|
state transition, 3 |
|
|
|
|
|
|
|
|
static pipeline, 188 |
|
|
|
|
|
|
|
|
static pipelined processor, 189 |
|
|
|
|
|
|
|
|
static strategy, 223 |
|
|
|
|
|
|
|
|
STM, 152 |
|
|
|
|
|
|
|
|
storage, 3 |
|
|
|
|
|
|
|
|
storage register, 6 |
|
|
|
|
|
|
|
|
store |
|
|
|
|
|
|
|
|
buffers, 199, 214 |
|
|
|
|
|
|
|
|
in instruction stream delay, 251 |
|
|
|
|
|
|
|
|
interlocks, 214 |
|
|
|
|
|
|
|
|
into instruction stream, apparent, 251 |
|
|
|
|
|
|
|
|
store-fetch interlock, 244 |
|
|
|
|
|
|
|
|
Strecker's model, 363 |
|
|
|
|
|
|
|
|
stride, 428 |
|
|
|
|
|
|
|
|
stub, 155 |
|
|
|
|
|
|
|
|
superlinear speedup, 527 |
|
|
|
|
|
|
|
|
superpipelining, 187 |
|
|
|
|
|
|
|
|
superscalar, 426, 456, 467 |
|
|
|
|
|
|
|
|
Synapse protocol, 541, 755 |
|
|
|
|
|
|
|
|
synchronization, 512 |
|
|
|
|
|
|
|
|
synchronized drives (ds), 639 |
|
|
|
|
|
|
|
|
system address, 41 |
|
|
|
|
|
|
|
|
system effects, 287 |
|
|
|
|
|
|
|
|
system level, 39 |
|
|
|
|
|
|
|
|
system states, 35 |
|
|
|
|
|
|
|
|
System/360,/370,/390, 1 |
|
|
|
|
|
|
|
|
Tbusy, 400 |
|
|
|
|
|
|
|
|
Tinterference, 407 |
|
|
|
|
|
|
|
|
Tline access, 397 |
|
|
|
|
|
|
|
|
tag, 273 |
|
|
|
|
|
|
|
|
target instruction buffers, 219, 237 |
|
|
|
|
|
|
|
|
tasks, 511 |
|
|
|
|
|
|
|
|
TBF, 445 |
|
|
|
|
|
|
|
|
temporal locality, 265 |
|
|
|
|
|
|
|
|
test and set, 525 |
|
|
|
|
|
|
|
|
threads, 156 |
|
|
|
|
|
|
|
|
three-ported registers, 93 |
|
|
|
|
|
|
|
|
TLB, 45, 323 |
|
|
|
|
|
|
|
|
trace scheduling, 456 |
|
|
|
|
|
|
|
|
trailing branch, 464 |
|
|
|
|
|