|
|
 |
|
|
|
|
CBNWA, 282 |
|
|
|
|
|
|
|
|
CFA, 113 |
|
|
|
|
|
|
|
|
chaining, 436 |
|
|
|
|
|
|
|
|
channel, 603-604 |
|
|
|
|
|
|
|
|
character data type, 17 |
|
|
|
|
|
|
|
|
character operand length, 170 |
|
|
|
|
|
|
|
|
Chebyshev's inequality, 217 |
|
|
|
|
|
|
|
|
chip floor planning, 94 |
|
|
|
|
|
|
|
|
clock hazard, 68 |
|
|
|
|
|
|
|
|
clock overhead, 66, 71 |
|
|
|
|
|
|
|
|
clock pulse width, 68 |
|
|
|
|
|
|
|
|
clock skew, 65 |
|
|
|
|
|
|
|
|
closed queue, 374 |
|
|
|
|
|
|
|
|
closed-queue model, 378 |
|
|
|
|
|
|
|
|
clustering, 521 |
|
|
|
|
|
|
|
|
code density, 118-119, 297-308 |
|
|
|
|
|
|
|
|
coefficient of service time variance, 371 |
|
|
|
|
|
|
|
|
coherency, 523-526 |
|
|
|
|
|
|
|
|
cold caches, 290 |
|
|
|
|
|
|
|
|
cold-start caches, 339 |
|
|
|
|
|
|
|
|
color bits, 328-331 |
|
|
|
|
|
|
|
|
colored pages, 328-331 |
|
|
|
|
|
|
|
|
command, 3 |
|
|
|
|
|
|
|
|
completion signal, 65 |
|
|
|
|
|
|
|
|
compress, 434 |
|
|
|
|
|
|
|
|
computer architecture, 1 |
|
|
|
|
|
|
|
|
computer family analysis, 113 |
|
|
|
|
|
|
|
|
concurrent processors, 425 |
|
|
|
|
|
|
|
|
condition code, 31 |
|
|
|
|
|
|
|
|
condition code testing, 163 |
|
|
|
|
|
|
|
|
content address memory, 301 |
|
|
|
|
|
|
|
|
contention time, 400 |
|
|
|
|
|
|
|
|
context switch, 154 |
|
|
|
|
|
|
|
|
contour buffer, 126 |
|
|
|
|
|
|
|
|
control flow scheduling, 463, 467 |
|
|
|
|
|
|
|
|
control point, 6 |
|
|
|
|
|
|
|
|
control points, 7 |
|
|
|
|
|
|
|
|
cost of multiple instructions, 482 |
|
|
|
|
|
|
|
|
CPI, 109 |
|
|
|
|
|
|
|
|
CPU time per instruction, 318 |
|
|
|
|
|
|
|
|
Cragon's analysis, 139 |
|
|
|
|
|
|
|
|
CSP language, 515 |
|
|
|
|
|
|
|
|
CTPI, 318 |
|
|
|
|
|
|
|
|
cycle, 3, 64-83 |
|
|
|
|
|
|
|
|
cycle partitioning, 78 |
|
|
|
|
|
|
|
|
cycle quantization, 77 |
|
|
|
|
|
|
|
|
cycle time, 64-83, 612 |
|
|
|
|
|
|
|
|
cycles per instruction, 109 |
|
|
|
|
|
|
|
|
cylinder, 606 |
|
|
|
|
|
|
|
|
data buffers, 124 |
|
|
|
|
|
|
|
|
data dependency, 459, 462 |
|
|
|
|
|
|
|
|
data fetch, 48, 66 |
|
|
|
|
|
|
|
|
data flow scheduling, 467 |
|
|
|
|
|
|
|
|
data interlocks, 214 |
|
|
|
|
|
|
|
|
data paths, 4, 188 |
|
|
|
|
|
|
|
|
data traffic expected per instruction, 314-321 |
|
|
|
|
|
|
|
|
DEC Alpha, 101 |
|
|
|
|
|
|
|
|
decimal arithmetic instructions, 171 |
|
|
|
|
|
|
|
|
decimal data type, 16 |
|
|
|
|
|
|
|
|
decimal operand length, 170 |
|
|
|
|
|
|
|
|
decode, 65 |
|
|
|
|
|
|
|
|
deep pipeline, 186 |
|
|
|
|
|
|
|
|
defect, 85 |
|
|
|
|
|
|
|
|
degree of interleaving, 359 |
|
|
|
|
|
|
|
|
delay, 194 |
|
|
|
|
|
|
|
|
delay slots, 211 |
|
|
|
|
|
|
|
|
d-binomial model, 381 |
|
|
|
|
|
|
|
|
demand fetch, 269 |
|
|
|
|
|
|
|
|
design target miss rate, 274, 719-741 |
|
|
|
|
|
|
|
|
die, 85 |
|
|
|
|
|
|
|
|
direct mapping, 271 |
|
|
|
|
|
|
|
|
directory hit, 269 |
|
|
|
|
|
|
|
|
dirty line, 284 |
|
|
|
|
|
|
|
|
disk access time, 608 |
|
|
|
|
|
|
|
|
disk latency time, 618 |
|
|
|
|
|
|
|
|
distributed disks, 639 |
|
|
|
|
|
|
|
|
divide unit, 472 |
|
|
|
|
|
|
|
|
Dragon protocol, 541, 755 |
|
|
|
|
|
|
|
|
DRAM, 350, 747-749 |
|
|
|
|
|
|
|
|
DTMR, 274, 719-741 |
|
|
|
|
|
|
|
|
adjustments, 277 |
|
|
|
|
|
|
|
|
dual-rank register, 66 |
|
|
|
|
|
|
|
|
dynamic instruction count, 115, 141 |
|
|
|
|
|
|
|
|
dynamic pipelined processor, 189 |
|
|
|
|
|
|
|
|
dynamic pipelines, 189 |
|
|
|
|
|
|
|
|
dynamic random access memory, 350-354 |
|
|
|
|
|
|
|
|
dynamic strategy, 223 |
|
|
|
|
|
|
|
|
ECC, 354-357 |
|
|
|
|
|
|
|
|
economics of a processor, 103-109 |
|
|
|
|
|
|
|
|
edge triggered, 67 |
|
|
|
|
|
|
|
|
El Dorado, solid-state disks found in, 658 |
|
|
|
|
|
|
|
|
error |
|
|
|
|
|
|
|
|
correction, 354 |
|
|
|
|
|
|
|
|
detection, 354 |
|
|
|
|
|
|
|
|
error correcting codes, 354-357 |
|
|
|
|
|
|
|
|
essential dependency, 460 |
|
|
|
|
|