|
|
 |
|
|
|
|
[311] D. C. Wong. Techniques for Designing High-Performance Digital Circuits Using Wave Pipelining. PhD thesis, Stanford University, August 1991. Also published as CSL-TR-92-508, February 1992. |
|
|
|
|
|
|
|
|
[312] C.-L. Wu and T.-Y. Feng. On a class of multistage interconnection networks. IEEE Transactions on Computers, pages 696777, August 1980. |
|
|
|
|
|
|
|
|
[313] C.-L. Wu and T.-Y. Feng. Interconnection Networks for Parallel and Distributed Processing. Tutorial. IEEE Computer Society Press, Washington DC, 1984. |
|
|
|
|
|
|
|
|
[314] T.-Y. Yeh and Y. N. Patt. Two-level adaptive training branch prediction. In Proceedings of the 24th Annual International Symposium on Microarchitecture, pages 5161, November 1991. |
|
|
|
|
|
|
|
|
[315] T.-Y. Yeh and Y. N. Patt. Alternative implementations of two-level adaptive branch prediction. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 124134, May 1992. |
|
|
|
|
|
|
|
|
[316] D. Yen, J. Patel, and E. Davidson. Memory interference in synchronous multiprocessor systems. IEEE Transactions on Computers, C-31:11161121, November 1982. |
|
|
|
|
|