|
|
|
|
|
|
|
Appendix F
Some Details on Bus-Based Protocols |
|
|
|
|
|
|
|
|
The following tables present further details on the bus and CPU actions that are to be taken for each type of CPU memory action in order to ensure memory coherency. We include the Synapse protocol, not covered in chapter 8. This has also been widely discussed in the literature. |
|
|
|
|
|
|
|
|
The protocols presented are: |
|
|
|
|
|
|
|
|
1. Write-invalidate [107]. |
|
|
|
|
|