< previous page page_719 next page >

Page 719
Appendix A
DTMR Cache Miss Rates
The following cache data is a more complete tabularization of the chapter 5 cache performance data.
A.1 Basic DTMR
This is the basic cache data (misses per reference) for each of integrated, data, and instruction caches. It follows the work of A. Smith, with extensions (discussed in chapter 5).
Table A.1 DTMR for integrated cache.
Line Size
4816
32
64128
Cache Size
1KB
0.4500
0.3000
0.2000
0.1500
0.1500
0.1500
2KB
0.4000
0.2600
0.1700
0.1200
0.0950
0.0880
4KB
0.3200
0.1900
0.1200
0.0800
0.0600
0.0480
8KB
0.2300
0.1400
0.0750
0.0500
0.0320
0.0240
16KB
0.1900
0.1000
0.0600
0.0350
0.0240
0.0180
32KB
0.1200
0.0700
0.0400
0.0250
0.0150
0.0090
64KB
0.0950
0.0520
0.0300
0.0190
0.0110
0.0070
128KB
0.0200
0.0120
0.0070
0.0045
256KB
0.0190
0.0085
0.0045
0.0028
512KB
0.0150
0.0062
0.0038
0.0019
1024KB
0.0100
0.0050
0.0028
0.0012

 
< previous page page_719 next page >