< previous page
page_7
next page >
Page 7
Figure 1.5
Register output gating.
Figure 1.6
(a) Direct decoder. (b) Microprogram decoder.
< previous page
page_7
next page >