|
|
|
|
|
|
|
Figure 10.9
Multiprocessor block diagram. |
|
|
|
|
| Pipeline specifications (study 4.11): |
| | Instruction type | | | | | ALU | IF | D/RF | EX | PA | | LD/ST | IF | D/RF | AG | PA | | BR/BC | IF | D/AG | TIF | |
|
|
|
|
|
|
Superscalar specifications: |
|
|
|
|
|
|
|
|
Register file with 2 Read and 2 Read/Write ports. |
|
|
|
|
|
|
|
|
Additional bypassing muxes. |
|
|
|
|
|
|
|
|
Doubled instruction buffer size. |
|
|
|
|
|
|
|
|
Doubled decoder hardware size. |
|
|
|
|
|
