|
|
|
|
|
|
|
Figure 9.25
Situating the disk cache buffer. Three possible sites are
illustrated. (a) Cu, at the processor memory. (b) CIOP,
at the storage controller (or I/O processor). (c) CD, at the
device. |
|
|
|
|
|
|
|
|
Figure 9.26
Miss rates for disk cache buffers (one track caching unit), from
Smith [260]. |
|
|
|
|
|
