< previous page page_507 next page >

Page 507
Finally, there is the issue of memory design for any of these organizations. Can large, second-level caches provide the appropriate bandwidth and operand supply for vector processors? Ultimately, the central question becomes one of optimizing performance for available silicon area for both the memory system and the processor design, given the best software technology. The multiplicity of technology and variables make the evolution of concurrent processors a particularly exciting area in computer design.
7.10 Data Notes
Data Note 1: The Vector Processor Model.
Vector processors have been well studied in the literature, and much of the data presented here uses models originally developed by Hockney and Jesshope [132] or Stone [272].
Data Note 2: Multiple Instruction Execution.
The data presented in Figures 7.52 and 7.53 are based on the work of Acosta. They represent a small program sample. No compiler assistance is provided.
Reliability. Because the results are based on a small number of benchmarks, they should be viewed with caution. Reported results seem consistent, but compilers may play a significant role in the future in altering the results.
Stability. The variance is expected to be high, although detailed statistical studies have yet to be done.
7.11 Annotated Bibliography
Vector Processors
One of the earliest vector processors was the Cray-1 from Cray Research. This was the first machine to make extensive use of vector registers. Most large scientific machines today are vector processors or, in the case of the mainframes, pipelined processors with optional vector processing adjuncts. Vector processors have been in production for close to twenty years. There is an extensive body of literature analyzing the advantages and limitations of these machines. The following three textbooks have extensive summaries of the literature on vector processors.
d87111c01013bcda00bb8640fdff6754.gif
R. W. Hockney and C. R. Jesshope. Parallel Computers 2. Adam Hilger, Philadelphia, 1988.
d87111c01013bcda00bb8640fdff6754.gif
H. S. Stone. High-Performance Computer Architecture. Electrical and Computer Engineering Series. Addison-Wesley, Reading, MA, 2nd edition, 1990.
d87111c01013bcda00bb8640fdff6754.gif
P. M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill, New York, 1981.

 
< previous page page_507 next page >