< previous page page_272 next page >

Page 272
0272-01.gif
Figure 5.7
Set associative (multiple direct-mapped caches).
d87111c01013bcda00bb8640fdff6754.gif
24b real address
d87111c01013bcda00bb8640fdff6754.gif
8B physical word
Example: 16KB cache
d87111c01013bcda00bb8640fdff6754.gif
64B line
d87111c01013bcda00bb8640fdff6754.gif
\ 256 lines
Simultaneous access to TLB directory, and array.
Advantage:
d87111c01013bcda00bb8640fdff6754.gif
Has simultaneous access of directory and array.
d87111c01013bcda00bb8640fdff6754.gif
Improves locality (hit rate), since now line may lie in one of four locations.
d87111c01013bcda00bb8640fdff6754.gif
Fewer higher-order bits involved in directory access. (If only lowest 12b are involved, the TLB access can occur simultaneously with cache access, since lower bits are unaffected by TLB.)
Disadvantage:
d87111c01013bcda00bb8640fdff6754.gif
Uses smaller RAM sizes.
d87111c01013bcda00bb8640fdff6754.gif
Additional compress/multiplexing may incraese cycle time.
Steps of operation:
d87111c01013bcda00bb8640fdff6754.gif
1. Translate VPN to RPN with TLB (not shown).
d87111c01013bcda00bb8640fdff6754.gif
2. Access cache array sets and cache directory entries to ensure correct line is in cache.
d87111c01013bcda00bb8640fdff6754.gif
3. Compare tags from directory (12b) with tag address bits.
d87111c01013bcda00bb8640fdff6754.gif
4. If compare valid, select corresponding set and MUX data to processor.

 
< previous page page_272 next page >