< previous page page_103 next page >

Page 103
0103-01.jpg
Figure 2.29
The DEC Alpha. This processor achieves 200 MHz with f = 0.75
m and
3-layer CMOS. Chip area is 234 mm2. Photo courtesy of Digital
Equipment Corporation.
pumped across the water jacket on the top of the module. (See Figure 2.30.)
The total four-processor system with cache, memory, and I/O control fits on two large processor boards, each holding 20 modules (Figure 2.31.)
2.5 The Economics of a Processor Project: A Study
d87111c01013bcda00bb8640fdff6754.gif
The following study should serve as background information for processor design students about the overall project economics of building computers. It is somewhat humbling to note the relatively small role of the processor in the system in terms of cost and development effort. Yet the processor is the engine that drives the rest of the systemthe part most visible to the customer, hence the part that ought to receive a great deal of attention.
Study 2.4 The $100 Million Project: Will It Make a Profit?
This is a study in the project economics of a modern processor system. For the moment, the technical details of the processor itself are relatively

 
< previous page page_103 next page >