|
|
 |
|
|
|
|
interpretation, 5 |
|
|
|
|
|
|
|
|
interprocedural allocation, 129 |
|
|
|
|
|
|
|
|
interrupt, 37 |
|
|
|
|
|
|
|
|
invalidate strategies, 541 |
|
|
|
|
|
|
|
|
invariant effects, 117 |
|
|
|
|
|
|
|
|
inverted server, 622 |
|
|
|
|
|
|
|
|
JPOW, 534 |
|
|
|
|
|
|
|
|
L/S instructions, 10 |
|
|
|
|
|
|
|
|
large stride, 455 |
|
|
|
|
|
|
|
|
latency, 43, 82, 197, 265, 608 |
|
|
|
|
|
|
|
|
LDM, 152 |
|
|
|
|
|
|
|
|
least recently used, 286 |
|
|
|
|
|
|
|
|
Lee's bound, 531 |
|
|
|
|
|
|
|
|
length of string, 172 |
|
|
|
|
|
|
|
|
level triggered, 67 |
|
|
|
|
|
|
|
|
levels of addressing, 40 |
|
|
|
|
|
|
|
|
line, 266 |
|
|
|
|
|
|
|
|
line replacement at miss time, 283 |
|
|
|
|
|
|
|
|
line size, 268 |
|
|
|
|
|
|
|
|
selection of, 701 |
|
|
|
|
|
|
|
|
linked list, 558 |
|
|
|
|
|
|
|
|
Little's result, 372 |
|
|
|
|
|
|
|
|
load balancing |
|
|
|
|
|
|
|
|
scheduling using, 521 |
|
|
|
|
|
|
|
|
system, 520 |
|
|
|
|
|
|
|
|
Load/Store architecture, 11 |
|
|
|
|
|
|
|
|
local miss rate, 304 |
|
|
|
|
|
|
|
|
logical inclusion, 307 |
|
|
|
|
|
|
|
|
low-order interleaving, 359 |
|
|
|
|
|
|
|
|
LRU, 286 |
|
|
|
|
|
|
|
|
M-ratio, 112 |
|
|
|
|
|
|
|
|
M/D/1, 373 |
|
|
|
|
|
|
|
|
M/G/1, 373, 751-753 |
|
|
|
|
|
|
|
|
M/M/1, 371, 373, 389 |
|
|
|
|
|
|
|
|
M680x0, 1 |
|
|
|
|
|
|
|
|
machine, 5 |
|
|
|
|
|
|
|
|
machine cycle, see cycle time |
|
|
|
|
|
|
|
|
macro command, 3 |
|
|
|
|
|
|
|
|
many-one allocators, 129 |
|
|
|
|
|
|
|
|
marginal delay, 204 |
|
|
|
|
|
|
|
|
marginal utility, 90 |
|
|
|
|
|
|
|
|
marginal utility of code density, 119 |
|
|
|
|
|
|
|
|
Markovian distribution, 368 |
|
|
|
|
|
|
|
|
maximum memory bandwidth, 347 |
|
|
|
|
|
|
|
|
MB/D/1, 373 |
|
|
|
|
|
|
|
|
mean interval between cc set and test, 164 |
|
|
|
|
|
|
|
|
memory, 47, 345-420 |
|
|
|
|
|
|
|
|
address register, 6 |
|
|
|
|
|
|
|
|
bandwidth, 345 |
|
|
|
|
|
|
|
|
buffer register, 6 |
|
|
|
|
|
|
|
|
buffers, 358 |
|
|
|
|
|
|
|
|
coherence, 538 |
|
|
|
|
|
|
|
|
cycle, 3 |
|
|
|
|
|
|
|
|
level, 39 |
|
|
|
|
|
|
|
|
models, 374 |
|
|
|
|
|
|
|
|
module, 353 |
|
|
|
|
|
|
|
|
physical, 349 |
|
|
|
|
|
|
|
|
traffic ratio, 282 |
|
|
|
|
|
|
|
|
memoryless distribution, 368 |
|
|
|
|
|
|
|
|
microinstructions, 4 |
|
|
|
|
|
|
|
|
microprogrammed decoder, 8 |
|
|
|
|
|
|
|
|
microprogramming, 5 |
|
|
|
|
|
|
|
|
minimum feature size, 86 |
|
|
|
|
|
|
|
|
MIPS R4000, 192 |
|
|
|
|
|
|
|
|
miscellaneous effects, 251 |
|
|
|
|
|
|
|
|
mixed queueing systems, 383 |
|
|
|
|
|
|
|
|
mixed-queue, 374 |
|
|
|
|
|
|
|
|
mixed-queue model, 382 |
|
|
|
|
|
|
|
|
mnemonics, 25 |
|
|
|
|
|
|
|
|
module access time, 349 |
|
|
|
|
|
|
|
|
module cycle time, 349 |
|
|
|
|
|
|
|
|
MOVE, 29 |
|
|
|
|
|
|
|
|
move class operations, 164 |
|
|
|
|
|
|
|
|
multiple issue processor, 458-498 |
|
|
|
|
|
|
|
|
multiple register sets, 126 |
|
|
|
|
|
|
|
|
multiple-issue machines, 456 |
|
|
|
|
|
|
|
|
multiple-issue pipelined processor, 189 |
|
|
|
|
|
|
|
|
multiprocessing |
|
|
|
|
|
|
|
|
multithreaded, 533 |
|
|
|
|
|
|
|
|
shared resource, 533 |
|
|
|
|
|
|
|
|
multiprocessors, 511-594 |
|
|
|
|
|
|
|
|
shared-bus, 541 |
|
|
|
|
|
|
|
|
multiprogrammed environment, 288, 719-741 |
|
|
|
|
|
|
|
|
multiprogramming effects, 287 |
|
|
|
|
|
|
|
|
nanoinstruction, 61 |
|
|
|
|
|
|
|
|
natural word, 21 |
|
|
|
|
|
|
|
|
net die area, 95 |
|
|
|
|
|
|
|
|
nibble mode, 353 |
|
|
|
|
|
|
|
|
nonblocking cache, 415 |
|
|
|
|
|
|
|
|
normalization, 15 |
|
|
|
|
|
|
|
|
not-in-TLB, 154, 324 |
|
|
|
|
|
|
|
|
not-in-TLB time, 266 |
|
|
|
|
|
|
|
|
null binomial, 368 |
|
|
|
|
|
|
|
|
Occam, 515 |
|
|
|
|
|