|
|
 |
|
|
|
|
[112] J. Gray, B. Horst, and M. Walker. Parity striping of disk arrays: Low-cost reliable storage with acceptable throughput. In Proceedings of the 16th VLDB Conference, pages 148161, August 1990. |
|
|
|
|
|
|
|
|
[113] C. J. Grossman. Cache-DASD storage design for improving system performance. IBM Systems Journal, 24(3/4):316334, 1985. |
|
|
|
|
|
|
|
|
[114] J. L. Gustafson. Re-evaluating Amdahl's law. Communications of the ACM, 31(5):532533, May 1988. |
|
|
|
|
|
|
|
|
[115] E. Hagersten, A. Landin, and S. Haridi. DDMA cache-only memory architecture. IEEE Computer, 25(9):4454, September 1992. |
|
|
|
|
|
|
|
|
[116] I. J. Haikala. Cache hit ratios with geometric task switch intervals. In Proceedings of the 11th Annual International Symposium on Computer Architecture, pages 364371, Ann Arbor, MI, June 1984. |
|
|
|
|
|
|
|
|
[117] I. J. Haikala. Program behavior in memory hierarchies. PhD thesis (Technical Report A-1986-2), CS Dept., University of Helsinki, 1986. |
|
|
|
|
|
|
|
|
[118] T. G. Hallin and M. J. Flynn. Pipelining of arithmetic functions. IEEE Transactions on Computers, pages 880886, August 1972. |
|
|
|
|
|
|
|
|
[119] C. Hamacher, Z. Vranesic, and S. Zaky. Computer Organization. McGraw-Hill, New York, 3rd edition, 1990. |
|
|
|
|
|
|
|
|
[120] D. Hammerstrom. Analysis of Memory Addressing Architecture. PhD thesis, University of Illinois, July 1977. |
|
|
|
|
|
|
|
|
[121] J. M. Harker, D. W. Brede, R. E. Pattison, G. R. Santana, and L. G. Taft. A quarter century of disk file innovation. IBM Journal of Research and Development, pages 677689, September 1981. |
|
|
|
|
|
|
|
|
[122] E. A. Hauck and B. A. Dent. Burroughs' B6500/B7500 stack mechanism. In Proceedings of AFIPS, volume 32, pages 245251, 1968. |
|
|
|
|
|
|
|
|
[123] J. Hayes. Computer Architecture and Organization. McGraw-Hill, New York, 1988. |
|
|
|
|
|
|
|
|
[124] W. Helbig and V. Milutinovic. The RCA's DCFL E/D MESFET GaAs 32-bit experimental RISC machine. IEEE Transactions on Computers, 36(2):263274, February 1989. |
|
|
|
|
|
|
|
|
[125] H. Hellerman. On the average speed of a multiple-module storage system. IEEE Transactions on Computers, C-15:670, August 1966. |
|
|
|
|
|
|
|
|
[126] J. L. Hennessy, N. Jouppi, F. Baskett, and J. Gill. MIPS: A VLSI processor architecture. In Proceedings of the CMU Conference on VLSI Systems and Computations, pages 337346. Computer Science Press, October 1981. |
|
|
|
|
|
|
|
|
[127] J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, CA, 1990. |
|
|
|
|
|
|
|
|
[128] W. Hilf and A. Nausch. The M68000 Family, volume 1 of Motorola Solid-State Electronics Series. Prentice-Hall, Englewood Cliffs, NJ, 1989. |
|
|
|
|
|
|
|
|
[129] M. D. Hill. Aspects of Cache Memory and Instruction Buffer Performance. PhD thesis, University of California, Berkeley, 1987. Published as TR UCB/CSD 87/381. |
|
|
|
|
|
|
|
|
[130] M. D. Hill. A case for direct-mapped cache. IEEE Computer, pages 2540, December 1988. |
|
|
|
|
|
|
|
|
[131] C. Hoare. Monitors: An operating system structuring concept. Communications of the ACM, 17(10):549557, October 1974. |
|
|
|
|
|
|
|
|
[132] R. W. Hockney and C. R. Jesshope. Parellel Computers 2. Adam Hilger, Philadelphia, 1988. |
|
|
|
|
|